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PERFORMANCE OPTIMIZATION OF THREE-DIMENSIONAL 
PROGRAMMABLE LOGIC ARRAYS (PLAs) 
 
Supriya Sunki 
ABSTRACT 
 
Increased chip size and reduced feature size has helped following Moore’s law for long decades. 
This has an impact on interconnect length, which is resulting in chip performance degradation. 
Despite the introduction of new materials with Low-K dielectrics for interconnects, their delay is 
expected to substantially limit the chip performance. To overcome this problem the need for new 
technology has arrived. One such promising technology is the three-dimensional Integrated chips 
(3D IC’s) with multiple silicon layers. 
    In this thesis, three dimensional integrated chip (3D IC) technology has been implemented on 
programmable logic arrays (PLAs). The two-dimensional PLAs are converted to three-
dimensional PLAs to realize the advantages of the third dimension. Two novel approaches for 
partitioning of PLAs are introduced for topological optimization. Greedy algorithm is 
implemented on the partitioned PLAs to utilize the third dimension for further enhancement in 
scalability factors. This concept has been implemented on MPLA (Magic Programmable Logic 
Array) tool. 
    The 3D PLA has been tested on MCNC91 benchmark suite and the results are presented. The 
experimental results are compared with the 2D-PLA on the same benchmark set. The results 
obtained indicate the efficacy of the proposed synthesis approach.       
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CHAPTER 1 
INTRODUCTION 
The complexity of the very large scale integrated (VLSI) circuits is growing dramatically over the 
past few decades. The trend is likely to continue for the future generations due to the ever-
growing demand for functionality and higher performance. VLSI circuits are being aggressively 
scaled to meet this demand. According to the predictions of International Technology Roadmap 
for Semiconductors (ITRS), VLSI technology is expected to reach tetra-scale integration in the 
year 2014 [1], hence an increase in number of transistors. To accommodate such a high 
complexity, the chip size would be well over 1000mm2 and the feature size as small as 25nm with 
the metal layers as many as 10 [1]. With these trends to be followed, the problems accompanied 
are quantum effect and short channel effect of ultra-mini devices, the complexity of the global 
interconnections spanning over a vast single device layer, and the most conspicuous is the delay 
due to the interconnects. 
1.1 Interconnect Effects  
A critical challenge in the design of the high-speed next generation circuits is interconnect delays. 
Interconnect delays are increasingly dominating the IC performance. Decreasing wire cross-
sections, smaller pitch, and longer lines to traverse larger chips have increased the resistance and 
the capacitance of these lines resulting in considerable increase in signal propagation (RC) delay. 
The factors have formed the major hindrance to optimizing circuit performance. A significant 
amount of power-consumption of the total chip can be due to the wiring network for clock 
distribution which is usually realized by long global wires. Figure 1.1 illustrates this problem 
where the optimized interconnect delays and gate delays are shown as functions of various 
technology nodes [1]. Historically the industry used a combination of low-k dielectrics to 
alleviate the wire capacitances and copper (Cu) damascene processes to reduce the resistance. 
From Figure 1 we can observe that, inspite of introduction of the new materials such as copper 
and other low-K di-electric materials, below 130nm technology node substantial interconnect 
delays are expected to occur, thereby severely limiting the chip performance.  
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Figure 1.1.   Typical Gate and Interconnect Delays as Functions of Technology Nodes 
(Reproduced from [1], page 165). 
The other limiting factors affecting the monolithic integration paradigm other than interconnect 
delays are,  
 Memory bandwidth has already become a limiting factor impeding the performance of 
general-purpose microprocessors, multi-media and data-intensive applications. 
 Increasing complexity in integration of heterogeneous components like microprocessor, 
analog/RF circuit, high performance logic in modern System-On-Chip (SOC)s which are 
targeted for different fabrication processes with very diverse configurations and 
manufacturing steps. 
All of these issues pose serious challenges for the two-dimensional technology and concede for a 
new technology. 3-D technology arrives as a viable alternative with promising advantages. 
Figure 1.2 gives a comparison of interconnect delay as a function of technology nodes for 2-D 
and 3-D ICs. Moving repeaters to the upper active layer reduces interconnect delay by 9%. For 
the 50nm node, 3-D (with the same number of interconnect levels as the 2-D chip) shows the 
significant delay reduction of 63%. Increasing the number of metal layers in 3-D reduces the 
interconnect delay further by 35% assumption made by the Figure 1.2 is that 3-D chip (footprint) 
area equals 2-D chip area. 
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Figure 1.2.   Comparison of Interconnect Delay as a Function of Technology Nodes for 2-D and 
3-D ICs (Reproduced form [1], page 165)                                        
1.2 What are 3D ICs? 
Recent development in technology has favored the fabrication of stacked multiple device-
interconnect layers on top of each other on a single-chip. This novel approach is commonly called 
as 3D integration of ICs. The main idea is the integration of several device layers in the third 
dimension (z plane) to decrease the interconnect delay by using (vertical) vias in third dimension.   
Figure 1.3 illustrates the 3-D integration that creates multi-active layers, as a result allows higher 
transistor packing density and reduced chip area. In the 3-D design architecture, a 2-D chip can be 
divided into logic blocks. Each block can be placed on a separate active layer stacked on top of 
each other. Each active layer is accompanied with a number of interconnect layers. These stacked 
layers can be connected with short vertical inter layer inter connections (VILICs) as shown in the 
Figure 1.3. The VILICs can eliminate the long global wires that realize the inter-block 
communications in 2-D. 3-D architecture allows extra flexibility in the system design, placement 
and routing by allowing the logic gates on a critical path to be placed very close to each other 
using multiple active layers. This would result in significant reduction of the RC delay and can 
enhance the performance of the logic circuits. 
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 Figure 1.3.   Schematic Representation of 3-D Integration of Multilevel Wiring Network and 
VILICs. T1 : first active layer device, T2 : second active layer  device, Optical I/O device: third 
active layer I/O device. M’1 and M’2 are for T1, M1 and   M2 are for T2. M3 and M4 are shared 
by T1,T2 and the I/O device. 
3-D IC technology can be exploited to build SOCs by placing circuits with different technologies 
and performance requirements on separate layers to reduce the noise, as shown in Figure 1.4. For 
instance, the components of the mixed-signal systems, namely, the digital and analog can be 
placed on different Si layers, thereby achieving better noise performance due to lower 
electromagnetic interference between the circuit blocks.  In the perspective of heterogeneous 
integration, mixed-technology assimilation could be made less complex and more cost effective 
by fabricating such technologies on separate substrates followed by physical bonding. 
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Figure 1.4.   Schematic of a 3-D chip Showing Heterogeneous Technology Integration 
(Reproduced from [12], page 2)  
1.3 Summary of Overall Idea  
As chip size increased, interconnect propagation delay increases potentially limiting chip 
performance. 3D integration to create multilevel ICs is a technology that increases transistor 
packaging density and therefore can potentially reduce chip area. In this work, 3D IC technology 
has been implemented on programmable logic arrays (PLAs). Novel partitioning techniques have 
been implemented to reduce the critical delay of the PLAs and the topological optimization has 
been done by the virtue of third dimension. Area and power optimization has followed with the 
work done. 
1.4 Discussion About Results  
The three dimensional PLAs are tested against two dimensional PLAs on MCNC benchmark 
circuits. The different comparisons made are 
 Comparison of delays of PLA with horizontal partition against 2D PLA. The results 
obtained were a good reflection of the technique employed. The delay has reduced by 
approximately 30% for most of the cases.  
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 Comparison of delays of PLA with vertical partition against 2D PLA. Though the 
reduction in delay was not drastic, the savings obtained are direct result from the greedy 
algorithm employed. 
 Comparison of power of vertically partitioned PLA with 2D PLA. 
 Savings made in the polysilicon and metal lines in the PLA after partitioning against 
before partitioning. 
 Footprint area of horizontally partitioned PLA with area of 2D PLA are compared. 
 Footprint area of vertically partitioned PLA with 2D PLA area are compared. 
1.5 Thesis Organization  
In Chapter 2, the related work regarding the two dimensional PLAs and the need for the switch to 
the third dimension has been discussed. In Chapter 3, PLA optimization techniques implemented 
are discussed in detail. In Chapter 4, experimental Results obtained are discussed. In Chapter 5, 
we make conclusions from experimental results and discuss scope for future research. 
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CHAPTER 2 
RELATED WORK 
2.1 2D PLAs Organization 
Programmable logic devices (PLDs) have been predominantly used for implementation of the 
control logic due to their rapid manufacturing turn around-time, higher delay predictability, low 
startup costs and ease of design changes. The two major types of PLDs are, field programmable 
gate arrays (FPGAs) and complex programmable logic devices (CPLDs). The fine-grained 
programmable logic cells in FPGAs produce high logic densities and provide high design 
flexibilities. However, the interconnect structures for FPGAs are complex and delay is often 
unpredictable in pre-layout stages. On contradictory, the logic cells in CPLDs are coarse-grained 
two-level AND-OR programmable logic arrays (PLAs) Figure 2.1.Their regular structure enables 
automatic layout and facilitate the verification of the generated functions. Although the logic 
density of PLA is comparatively less, their interconnect structures are much simpler and the delay 
is more predictable. PLAs are being rediscovered as an efficient implementation style for high-
performance circuits. For instance, a critical piece of the control logic of the Intel Pentium 2 
MMX processor was implemented with a PLA [2] and also used as quite an attractive feature in 
GHz microprocessor[3]. 
 
 
Figure 2.1.   PLA Representing AND and OR Planes 
AND 
PLANE 
OR 
PLANE 
INPUTS OUTPUTS 
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2.2 Optimization, Row-folding, Column-folding 
PLA implementation design is divided into two tasks: Functional design and Physical design. 
Translation of the Boolean equation’s specification of a multiple output combinational logic 
function into a set of sum-of-products logical implicates followed by  minimization such that the 
resulting PLA implementation meets the design objectives (e.g, minimum silicon area , maximum 
switching speed, etc.), forms the Functional design. The next task is to map the logic into a 
topological representation of the final PLA structure. The topology of the PLA consists of two 
separate planes, the AND-plane and the OR-plane. The inputs and their complements run 
vertically through the matrix of circuit elements called AND plane. The AND plane generates the 
product terms which become the input to another matrix of circuit elements called the OR-plane. 
The signals thus formed are the sum-of-products form of the Boolean functions of PLA inputs. 
Fig 2.2, gives the general structure of the PLA. 
 
Figure 2.2.   General Structure of the PLA 
A personality matrix is a symbolic representation of the PLA which has one column for every 
input and output line, and one row for every product term. A one in the (i,j)th position indicates 
that the jth input is present in the ith product, or that the ith product term is present in the jth 
output. A zero indicates that the complement of the jth input is present in the ith product term. A 
“dash” represents no connection. Refer Figure 2.3. 
A     A’    B    B’    C     C’    D    D’
 
AND-plane 
f1=AB’ v A’B v BC’                  f2=B’C v CD’ v C’D 
f1   f2 
 OR-plane 
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Figure 2.3.   Personality Matrix of a PLA 
The physical area of the PLA is proportional to the physical length between each two columns 
and each two rows. This distance is limited by the technology used, hence the fewer columns or 
rows, lesser is the area of the PLA. One of such techniques used to minimize the area of a PLA by 
reorganizing the columns and rows is, PLA folding. 
PLA folding algorithms generally follows one or combination of the following approaches: 
 Branch-and-Bound Algorithm 
 Heuristic Algorithms 
2.2.1 Branch and Bound Algorithm 
The object of the PLA folding is to find the maximum number of pairs of the columns/rows that 
can be folded simultaneously. The PLA folding has a complex functional dependence on the 
ordering of the rows. The optimal folding problem has been shown to be NP-complete. Many 
algorithms and heuristics have been developed to solve this problem. The simplest of the 
algorithms is the branch and bound algorithm [8]. Although branch and bound Algorithm can find 
the theoretical optimal solution by investigation of all possible solutions, its practicality for large 
PLAs is questionable due to its time constraint produced of its exhaustive search for an optimal 
solution. The algorithm’s time complexity is not strictly predicted since the algorithm employs 
backtracking to the point where maximal objective function has been determined when no better 
search is found in forward search. The better the upper bound on the objective function is, the 
better would be the performance of the algorithm. Generally speaking, branch-and-bound 
1    -     1     -           1     - 
 0    -     0     -           1     -    
 -     -     -     1           1     - 
 -     -     0    0            -     1 
 -     -     1    1            -     1   
 -     0     -     -           1     - 
INPUTS OUTPUTS 
  1 : CONNECT TO THE INPUT (OUTPUT) 
   0 : CONNECT TO THE COMPLEMENT OF THE INPUT 
   -  : DO NOT CONNECT (DON’T CARE) 
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algorithms can only handle PLAs of moderate size (50-100 input/output lines).Hence many 
heuristics have been found which gives good but non-optimal solution. 
2.2.2 Heuristics Algorithms 
Heuristic Algorithm reorganizes PLA incrementally. At each step, the best folding pair is selected 
based on the available information to build the PLA. A test is performed after each selection to 
ensure that no alternating cycle is introduced. Such algorithms do not carry out a thorough search 
of the solution space and the effectiveness of the algorithm strictly depends on the selection rules. 
There is no guarantee of the solution to be optimal. PLA folding results thus obtained are only 
locally optimal and dependent on the selection order of the folding pairs. 
2.2.3 Simple Folding 
Simple folding deals with the permutation of the rows (and/or columns) of the array which 
permits a maximal set of column pairs (and/or row pairs) to be implemented in the same column 
(row) of the physical array. Folding can be categorized in two different types: 
 Column folding  
 Row Folding.  
2.2.3.1 Simple Column Folding (SCF) 
Splitting a PLA column into two segments to share the same physical column between two inputs 
or outputs forms the concept of simple column folding, as shown in Figure 2.4. In such a 
configuration one of the input (output) runs from the top of the PLA and other from the bottom of 
the PLA. This kind of folding can be implemented in custom designs and master-slice design. In 
custom designs, one has to consider the routing problems which may be created for the need of 
running inputs and outputs from the top and bottom of the arrays. Constraints would have to be 
put on the locations of the inputs and outputs not to lose the gain in area achieved by SCF in 
routing the signals. The master-slice PLA has a complex structure which almost entirely solves 
the routing maximum freedom to the folding process.  
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Figure 2.4.   Column Folding of the Sample PLA 
2.2.3.2 Simple Row folding (SRF) 
To split a PLA row into two segments as to two product terms may share the same row as shown 
in Figure 2.5. In this kind of row folding, a PLA may have two or more AND-arrays and/or two 
or more OR-arrays. The two configurations which are of interest are the OR-AND-OR and the 
AND-OR-AND configurations. 
 
        Figure 2.5.   Row Folding of the Sample PLA (OR-AND-OR configuration) 
2.2.4 Multiple Row/Column folding 
Multiple folding is the generalization of the simple folding. The objective of the multiple column 
(and/or row) folding is to determine a permutation of the rows (and/or columns) of the PLA 
A    A’   B   B’             f1 
    
C    C’   D   D’              f2  
 
f1        A    A’   B    B’   C   C’   D   D’        f2 
OR AND OR 
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which allows to implement in each column (and/or row) of the physical array a set of logic 
columns (rows).Thus the area saving achieved by this technique can always be made better than 
(or in the worst care, equal to) the gain achieved by the simple folding. 
2.2.5 Bipartite Folding 
Bipartite folding is a special case of folding, where all the folding columns/rows split at the same 
horizontal/vertical level. Although such restriction may reduce the number of foldable pairs, the 
following are the advantages obtained: 
 Routing of nets to and from the PLA is simplified due to the folded (input/output) lines 
entering from the top of the PLA are routed independent of the order of the folded 
(input/output) lines form the bottom of the PLA. 
 Its uniform structure will help in reducing the constraints in subsequent folding. 
2.2.5.1 Bipartite Column Folding 
Bipartite column folding is a folding in which all of the breaks (splits) of the columns occur at the 
same level, as shown in Figure 2.6. The single break level of a bipartite folding allows the PLA 
region to be divided into two regions called upper folding region which contains those folded 
input and output lines that are above the break and a lower folding region which contains the 
folded input and output lines that are below the break. A bipartite column folding exists if every 
input/output line in the upper folding region is disjoint from the input/output line in the lower 
folding region. The size of the column bipartite folding is the cardinality of either of the regions. 
 
     Figure 2.6.   Bipartite Column Folding 
 A     A’    B’     B     C’           f1  
    
D     D’            C                     f2     
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2.2.3.2 Bipartite Row Folding 
Bipartite row folding can be defined in an analogous fashion to the folding of bipartite column 
folding. It is a folding in which all of the breaks (splits) of the rows occur at the same level, as 
shown in Figure 2.7.The single break level of a bipartite folding allows the PLA region to be 
divided into two regions called left folding region which contains those folded input and/or output 
lines that are to the left of the break and a right folding region which contains the folded input 
and/or output lines that are to the right of the break. A bipartite row folding exists if every 
input/output line in the left folding region is disjoint from the input/output line in the right folding 
region. The size of the row bipartite folding is the cardinality of either of the regions. 
 
Figure 2.7.   Bipartite Row Folding 
2.3 Types Of PLA 
2.3.1 Pseudo-NMOS PLA, Dynamic PLA 
PLAs circuit design primarily falls into two different logic categories: pseudo-NMOS logic and 
dynamic logic. The pseudo-NMOS design style uses p-type transistor as a static load with its gate 
tied to ground, and the function being implemented as a pull-down network of n-type transistors. 
The AND and OR planes are achieved using multiple-input NOR gates. Pseudo-NMOS logic is 
compact and fast due to single p-type transistor needed for a single AND or OR term and low 
input capacitance. However, the direct current path from Vdd to Gnd through the load and driver 
devices when the output is low causes the pseudo-NMOS to consume static power. This 
disadvantage had given opportunities for alternative designs with dynamic design techniques. 
Dynamic CMOS PLAs dissipate less power and generate less ground noise than do the pseudo-
NMOS PLAs, but for large PLA layouts power dissipation is excessive. 
OR 
 
f1       A    A’   B    B’   C   C’    D   D’        f2 
OR AND 
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The early dynamic techniques used were domino [4] and NORA [5]. The logic here works by 
charging (or discharging) the logic-gate output to high (low) through a single p-type (n-type) 
transistor which isolates the output in its switch OFF mode. Then the logic is resolved by 
selectively discharging (charging) the output through a pull-down (pull-up) network 
corresponding to the logic function. 
On aggregating two such functions in series, it is necessary to ensure that the initial state of the 
first output does not switch ON the pull-down (pull-up) network of the second. The possibility of 
wrongly discharging (charging) the second output before the first will be very high. In domino 
logic, the gates are either all precharged with pull-down networks or all pre-discharged with pull-
up networks and connected to the next stage through inverters. Whereas in NORA, the alternating 
stages are formed by precharged pull-down networks and pre-discharged pull-up networks with 
the omitted inverters. Refer Figures 2.8 and 2.9. 
                                                   
Figure 2.8.   Pseudo-NMOS PLA 
f0 f1
GND
GND
VDD
GND
x0 x0 x1 x1 x2 x2
GND GND GND GND
VDD
AND-PLANE OR-PLANE
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Figure 2.9.   Dynamic PLA 
The limitations in the implementation of the above logic function forms the vital point to be 
considered. For instance, one cannot achieve a simple dynamic implementation of a PLA using 
two NOR gates similar to static pseudo-NMOS version which has fast pull-down networks of 
parallel n-type transistors, since the precharge state of the first gate would discharge the dynamic 
nodes of the second before the first could be resolved.  
 
2.3.2 Single-Phased Dynamic PLA 
The typical single-phased dynamic CMOS circuit is implemented in domino logic and uses a 
NAND gate [5] to provide the AND plane as shown in Figure 2.10. It is a pure dynamic circuit 
with nodes p and x being precharged when clk is low and since the output of the dynamic NAND 
gate is inverted, the input to the OR plane is thus low during the precharge and so OR plane does 
not require a discharge transistor gated by the clk signal. The primary bottleneck here forms the 
speed as the evaluation of the AND plane depends upon the discharge of the dynamic node 
through a potentially long series of transistors which form the NAND function. 
 
f0 f1 GND
VDD
φOR
x0 x0 x1 x1 x2 x2
GND
VDD
AND-PLANE OR-PLANE
φAND
φO R
φA ND
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Figure 2.10.  Conventional Single-phased Dynamic CMOS PLA 
 
2.3.3 Blair’s PLA 
A new single-phased dynamic design has been introduced by Blair. The AND plane is 
implemented by the predischarging pseudo-NMOS NOR plane in order to shorten the series 
NMOS transistors in the evaluation block which is the significant bottleneck for speed, Figure 
2.11. The ratioed logic of the pseudo-NMOS makes it hard to drive a large capacitance load and 
hence results in a long rise time. 
The advantage of the Blair’s PLA is that its major ac power consumption comes from the power 
factor of the OR plane alone. However, the AND plane circuit transforming to a pseudo-NMOS 
circuit is rather high. Therefore, the dc power consumption of the AND plane gates will 
compensate with the benefits gained from the reduced ac power consumption. This effect gets 
more severe when the operating frequency gets lower. At last, the power factor of the Blair’s PLA 
is similar to that of the clock-delayed PLA. 
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Figure 2.11.  Blair’s PLA 
2.3.4 Dhong’s PLA 
Dhong et al. proposed a PLA design approach which employs a precharged OR array and a 
charge-sharing AND array to assist in eliminating the ground switch. Due to the charge-sharing 
AND plane, the output voltage VoH can only reach approximately 3.0 V when Vdd is 5.0 V. 
Consequently the full swing of the voltage is not achieved aside from the low-noise margin 
problem, Figure 2.12. A delayed clock is also required in order to prevent the racing  problem. 
Apart from these, capacitors are also needed for this design circuit resulting in large area 
consumption. 
 
 
Figure 2.12.  Dhong’s PLA 
Clk 
Out in 
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1p 1p 
2p 
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Out 
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2.3.5 Wang’s PLA 
Another Single-phase dynamic PLA of high speed low power PLA circuit design has been 
proposed by Wang et al., achieved by a combination of pseudo-NMOS, dynamic and domino 
logic design styles. The primary concept applied here is to insert a buffering NAND gate between 
two NOR planes to eliminate the ground switch and reduce the dynamic power spikes duration to 
avoid racing problems. 
In original Wang’s PLA, the clock signal to drive the NOR gate in the AND plane and the OR 
plane is the same. Such a design leads to racing problem and result in evaluation errors. To 
overcome this problem the clock signal has to be delayed. To implement this delaying clock the 
circuit uses two inverters and henceforth this circuit is called as modified Wang’s PLA, Figure 
2.13. 
The primary design concept contributed by Wang’s work comes from the AND–interplane buffer. 
As a result, the switching activity of this plane is kept low and the power consumption is 
negligible. Hence, the major ac power consumption comes only from the AND and OR planes. 
 
 
 
 
Figure 2.13.  Wang’s PLA 
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CHAPTER 3 
PERFORMANCE OPTIMIZATION OF 3D PLAs 
 
Programmable Logic Arrays (PLAs) are extensively used in the structured design of VLSI 
because of the ease with which any combinational and sequential logic function can be 
implemented. For large controllers, particularly when there are many inputs and outputs, a single 
PLA realization can rapidly become large and slow. For this reason, algorithms have been 
proposed to optimize and partition the logic realizing the controller. Several optimization steps 
are involved in this procedure, some of which are commonly gathered into two distinct stages of 
Logic Design and Topological Design.  
 Logic Design Optimization: It is the translation of the set of Boolean functions into a 
minimal set of two-level sum-of-products. 
 Topological Design Optimization: Determination of the optimal layout of the circuit with 
respect to the area occupied by the PLA to restrain to the constraints of the area 
specifications.    
PLA folding [5, 6] is one of the effective and widely used techniques to perform chip area 
optimization. The problem of finding the optimal PLA layout by means of such a technique is 
known as PLA folding problem. Folding models do not always give a problem description as 
accurate as required and also the cost of the folding is usually assumed to be equal to the area of 
the minimal rectangle containing the PLA. Nevertheless, despite the above the assumptions, PLA 
folding problem is known to be difficult. Therefore, area reduction is obtained by means of 
enumerative and heuristic techniques, such as branch and bound [8], local search [9], and 
simulated annealing [10]. 
 
PLA partitioning is a technique of breaking a large PLA into sub-PLAs in order to minimize the 
total area and the delay of the sub-PLAs. In the past, lot of research has been done in the PLA 
partitioning problem. Kang [7] proposed a heuristic algorithm which was later improved by 
Hennessy[4]. Shihming Liu et.al. [5] has proposed performance driven partitioning algorithms. 
All of these works focus on reducing the PLA area. The rationale being that smaller PLAs incur 
smaller delays. However, although smaller PLAs run faster than larger ones, simple partitioning 
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for area does not often produce circuits that meet the speed requirements, because of the uneven 
sizes of the sub-PLAs. And the merging of these sub-PLAs becomes completely dependent.  
In this approach we have come up with novel techniques to partition PLAs and also in merging of 
these sub-PLAs. The topological optimization techniques employed on the partitioned planes are 
highly independent of the planes, forms the critical part of this work. Unlike the past research 
work, the folding techniques were dependent of the position of the inputs, outputs and the product 
terms [5]. The delay optimization is performed on both the planes to reduce the length of the 
critical delay and the area optimization can be seen by the virtue of third dimension. Power 
savings follow with the reduction of the node capacitance. 
3.1 Architecture of 3D PLAs 
In a real circuit, a large PLA tends to be quite wasteful or not fast enough to support the other 
parts of the system. In this case, we can split it into several smaller PLAs to reduce the chip area 
and/or improve the speed.  
Due to its two-level structure, a PLA has some inherent redundancy from the classical point of 
view, which put some constraints on its use. But by exploiting the design methodology of its 
personality matrix, the PLA can be optimized. This optimization can be done in three ways: 
minimization, partitioning, and folding. In this thesis, we have concentrated on two of them, 
partitioning and folding. 
Performance optimization is mainly due to PLA partitioning. The two novel approaches 
implemented for partitioning are: 
 
 Horizontal  Partitioning 
 Vertical Partitioning 
 
Figure 3.1 shows general structure of the 2D PLA, Figure 3.2 illustrates vertical partitioning 
where AND and OR sub-PLAs are formed, Figure 3.3 illustrates horizontal partitioning where 
top-PLA and bottom-PLA are shown after partitioning. 
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Figure 3.1.   General Structure of  2D PLA 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.2.   AND and OR Sub-PLAs after Vertical Partitioning 
 OR-plane 
A     A’    B    B’    C     C’    D   D’
 
AND-plane 
f1=AB’ v A’B v BC’                f2=B’C v CD’ v C’D 
f1    f2 
 OR-plane 
A     A’    B    B’    C     C’    D   D’
 
AND-plane 
f1=AB’ v A’B v BC’                f2=B’C v CD’ v C’D 
f1   f2 
 22 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.3.   Top and Bottom Sub-PLAs after Horizontal Partitioning 
3.1.1   Horizontal Partition 
The PLAs input which is provided in the truth table format, is partitioned into two symmetrical 
PLAs with the partition made with respect to x-axis. This symmetry is reflected by dividing the 
number of product terms by two and placing the obtained number of product terms in each of the 
planes by duplicating the inputs on each of these planes.   The number of product terms would be 
equal on both the planes if they are even or it is partitioned with number of product terms in one 
plane greater than other by one if odd. 
 
Merging of top and bottom sub-planes is made sure with the third dimensional interconnects 
(inter-wafer vias) at the inputs. The input signal is carried from one plane to another through the 
inter-wafer via. The signal thus carried to the other plane (top) would compute the product term 
through the AND plane, as shown in Figure 3.1 Henceforth carried to the OR plane to compute 
the sum of the AND terms which forms one of the output function of the top plane. The same 
procedure is followed in the bottom plane for the output function to be computed. The two output 
values thus obtained are wired-or to get the final single output. 
In the past research, the partitioning was in terms of dividing the inputs and outputs in between 
the sub-PLAs [11]. But the novel approach implemented in here is the input duplication i.e., all 
the inputs are duplicated on both the planes, as shown in Figure 3.4.   
Top PLA 
Bottom  PLA 
 OR-plane 
A     A’    B    B’    C     C’    D   D’
 
AND-plane 
f1=AB’ v A’B v BC’                f2=B’C v CD’ v C’D 
f1    f2 
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Figure 3.4.   Top and Bottom Sub-PLAs After Partitioning a 2D PLA 
3.1.1.1   PLA Optimization in Horizontal Partition 
PLA design is easily automated because of a direct correspondence between physical PLA layout 
and the personality matrix. The major disadvantage of the PLA is that most practical logic 
problems leave much of the PLA area unused. A straightforward physical design results into a 
significant waste of silicon area, which may be unacceptable. Also, speed and power become 
critical parameters as the size of the PLA increases. The gate capacitances of the input signals 
carried by long poly-silicon lines become the key factor in determining the timing (speed) 
performance. In moderate to large PLAs, the polysilicon resistance becomes a critical factor. The 
signal can be seriously degraded with the large resistance added to the line, no matter how large 
the drivers are. Further, if the PLA becomes large, the width of the power and the ground lines 
should also be increased to avoid possible metal migration. Hence to reduce upon the poly-silicon 
lines and the metal lines, optimization algorithms have been implemented.  
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      The delay optimization obtained from the above topological optimization of partitioning is 
further enhanced by the PLA optimization algorithms implemented on the input truth table. The 
algorithm implemented here is the greedy algorithm. Though the algorithm makes sure of the 
reduction of the high resistance poly lines, the percentage of reduction also depends on the PLA 
personality matrix. 
The pseudo-code for the algorithm HOR_PLA_Optimzation( ) is shown in Figure 3.5. 
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procedure HOR_PLA_Optimization( I,O,P ) 
//I is the number of inputs, O is the number of outputs and P is the number of product 
terms 
for i  1 to P                                                                                                ------ 1                            
for j  1 to I 
             AND (i,j) = input 
            for k  1to O 
                         OR (i,k) = input       
for i  1 to P                                                                                                ------ 2  
for j  1to I  
             if ( AND (i,j) == 1 || AND (i,j) ==0) 
                         AND (i,j)= 5 (or any constant) 
                        else  
                          AND (i,j) = 0 
            for k  1 to O                                                                                  ------ 3    
             if (OR (i,k) == 1) 
                         OR (i,k) = 5 
                  else  
                         OR (i,k) = 0 
for i  1 to P                                                                                                ------ 4  
for j  1 to I 
             Sum(i) = Sum(i) + AND(i,j) 
 Quicksort(Sum( ))   // Sorts the product terms with respect to the weight of each               
                                     Product term                                                             ------ 5 
 for i  1 to O                                                                                              ------ 6  
for  j  1 to P 
             Sum(i) = Sum(i) +OR (i,j) 
Quicksort(Sum( ))    // Sorts the output columns with respect to the weight of each                     
                                     output column. 
Figure 3.5.   Greedy algorithm for PLA Optimization 
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The algorithm given in Figure 3.5 will be explained with an illustration. Given a PLA with below 
personality matrix, Figure 3.6, the steps followed are: 
 
      
Figure 3.6.   Personality Matrix Before Implementation of Greedy Algorithm 
 
 The input array and output array are stored into separate AND and OR matrix in line 1. 
 Constant weight (5, or any other constant) is replaced with each input and output  if it is 
programmed according to line 2 of the algorithm, we get Figure 3.7. 
 
Figure 3.7.   Illustration of the Step 2 of the Greedy Algorithm 
Note that in the AND array  1 => I is programmed, 0 => Inverted I is programmed,  =>       
input is not programmed and in OR array 1 => that particular product term is 
programmed, 0 => particular product term is not programmed, refer Figure 3.6. 
 The sum of each row of the AND matrix is calculated and sorted by quick-sort with 
respect to weights. When the AND rows are being exchanged the respective OR rows are 
also exchanged simultaneously to maintain the product term on both planes. 
 Similarly the sum of each of the columns in the OR matrix is calculated and sorted with 
quick sort. The final personality matrix obtained with the algorithm applied is as follows 
(Figure 3.8): 
1   1  1    1   0   1 
-   1   0    0   0   1 
0   0   -    0   1   0 
0   -   0    0   0   1 
-    -   0   0   1   1 
0   1   1   1   1   1 
I1   I2   I3    O1 O2 O3 
5   5   5 5   0   5 
0   5   5 0   0   5 
5   5   0 0   5   0 
5   0   5 0   0   5 
0   0   5 0   5   5 
5   5   5 5   5   5 
I1   I2   I3  O1 O2 O3 
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Figure 3.8.   Personality Matrix of PLA After Implementing the Greedy Algorithm 
 
The topology of the PLA before the implementation of the greedy algorithm is as shown in Figure 
3.5.The red lines represent the polysilicon layer and the blue lines form the metal line that 
compute the product term. The savings in the polysilicon in both the AND and OR planes can be 
noticed from Figures 3.10 and 3.11. The number of polysilicon  units in AND plane which are 
31units (Figure 3.10) is reduced to 22 units(Figure 3.11), 17 units(Figure 3.10) in OR plane is 
reduced to 12units(Figure 3.11). Hence a noticeable savings amount of 29.03% and 29.4% 
respectively are made in the polysilicon layer.   
                          
 
Figure 3.10.  Topology of PLA Before Implementing Algorithm 
I1 I2 I3 O1 O2 O3 
-    -     0  1   1   0 
-    1    0  1   0   0 
0    -    0  1   0   0 
0    0    -  0   1   0 
1    1    1  1   0   1 
0    1    1  1   1   1 
I1    I2   I3   O3 O2 O1 
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Figure 3.11.  Topology of PLA After Implementing Algorithm 
 
The PLA thus obtained is partitioned into two symmetrical PLAs with equal number of product 
terms if even or with an exceeded product term in one of the sub-PLAs if odd. 
 
                   
Figure 3.12.  Top Sub-PLA Obtained After Horizontal Partition 
 
I1 I2 I3 O1 O2 O3 
I1 I2 I3 O6 O5 O4 
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Figure 3.13.  Bottom Sub-PLA Obtained After Horizontal Partition. 
 
Merging of the two sub-PLAs is done in the third dimension by VILICs. VILICs are placed on 
each of the inputs in one plane so as to connect to their respective input on the other plane. The 
output functions generated on both the sub-PLAs are wired-or with the output signal which lies 
on top/bottom if it, refer Figure 3.14 ,the output signals O3 and O4 are wired-or to get one of the 
three final outputs. 
 
Figure 3.14.  Merging of Top and Bottom PLAs in Third Dimension, where VILIC (“Vertical 
Inter layer inter connections) 
I1 I2 I3 O1 O2 O3 
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3.1.2 Vertical Partitioning  
PLA is partitioned into two planes with respect to y-axis, as shown in Figure 3.2 where the 
partition is made vertically between the AND and OR planes. AND and OR planes are partitioned 
henceforth forming the two separate planes, refer Figure 3.10. The merging of the two planes is 
made by the 3D interconnects (inter-wafer vias) placed on the each of the product terms. The 
position of the interconnects being dependent on the optimization procedure followed which is 
explained in the  section 3.1.2.1.   
 
Figure 3.15.  AND and OR Planes Formed After Vertical Partition of the PLA. 
3.1.2.1 PLA Optimization in Vertical Partition 
The optimization procedure of the sub-PLAs after the vertical partition is very similar to that of 
the horizontal partition. It varies with an additional final step of sorting the columns of the AND 
array to save the metal by utilizing the partition made for third dimension. Vertical partition made 
between the AND plane and the OR plane allows us to reduce upon the metal lines on the product 
terms that have to run all the way through to the OR plane in horizontal partition. 
The pseudo-code for the algorithm VER_PLA_Optimzation( ) is shown in Figure 3.16. 
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procedure VER_PLA_Optimization( I,O,P ) 
//I is the number of inputs, O is the number of outputs and P is the number of product terms 
for i  1 to P                                                                                                           ------ 1  
for j  1 to I 
              AND (i,j) = input 
             for k  1to O 
                         OR (i,k) = input       
for i  1 to P                                                                                                          ------ 2  
for j  1to I  
              if ( AND (i,j) == 1 || AND (i,j) ==0) 
                          AND (i,j)= 5 (or any constant) 
                         else  
                           AND (i,j) = 0 
            for k  1 to O 
              if (OR (i,k) == 1) 
                          OR (i,k) = 5 
                  else  
                          OR (i,k) = 0 
for i  1 to P                                                                                                          ------ 3  
for j  1 to I 
              Sum(i) = Sum(i) + AND(i,j) 
 Quicksort(Sum( ))   // Sorts the product terms with respect to the weight of each  product term             
for i  1 to I                                                                                                ------ 4   
for  j  1 to P 
             Sum(i) = Sum(i) +OR(I,j) 
Quicksort(Sum( ))    // Sorts the input columns with respect to the weight of each                     
                                     input column  
 for i  1 to O                                                                                                        ------ 5 
for  j  1 to P 
              Sum(i) = Sum(i) +OR (i,j) 
Quicksort(Sum( ))    // Sorts the output columns with respect to the weight of each                     
                                     output column. 
Figure 3.16.  Greedy Algorithm for PLA Optimization 
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The topology of the PLA before the implementation of the greedy algorithm can be understood 
from the Figure 3.17. 
                                    
Figure 3.17.  Topology of PLA Before Implementation of Greedy Algorithm 
 
The AND plane and OR plane obtained after the execution of the optimization procedure can be 
understood through the Figure 3.18 and Figure 3.19. 
                                          
Figure 3.18.  AND Plane After Optimization                 Figure 3.19.  OR Plane After Optimization              
                                                                                                           
 
 
I1 I2 I3 O1 O2 O3 
O1 O2 O3 I1 I2 I3 
 33 
 
 
 
Merging in the third dimension, Figure 3.14 represents merging of AND and OR planes  of the 
above example: 
The merging of the two planes can fall into one of the following two conditions: 
 Overlap of AND and OR planes 
In this case when the number of outputs ( O ) is less than number of inputs (I) ( i.e., O <=    
2I ). The priority is given to the poly in the OR plane and hence the position of the third 
dimensional via is fixed by the first programmed place in a product term in OR plane and 
placed at the same position in the AND plane. 
 Non-Overlap of AND and OR planes 
In this case the number of outputs is greater than number of twice the number of inputs 
i.e., ( O > 2I ). The two potential possibilities that can be discussed in this case are:  
 If all the outputs in the OR plane are programmed for only one product term then 
merging in the third dimension becomes difficult. Since the inter-wafer vias, that are 
placed on every product term are all placed on the first programmed place of the OR 
plane of that particular product term, the inter-wafer via cannot be dropped directly 
from OR plane to AND plane as the size of the AND place is smaller comparatively. 
Hence in such cases, the partition of the OR plane can be done to support 3D ICs for 
three planes. 
 If partial number of product terms are single programmed (i.e., programmed for only 
one product term) and the remaining are programmed more than once in the OR 
plane. Here a combination of the above procedures i.e., case 1 of non-overlap and the 
overlap procedures described above can be used to overcome the problem. 
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Figure 3.20.  Merging of AND and OR Planes in Third Dimension, VILIC (“Vertical Inter Layer 
Inter Connections”) 
3.1.3 Summary 
 
      PLAs provide a flexible and efficient way of synthesizing arbitrary combinational functions 
as well as sequential logic circuits. They are used in both LSI and VLSI technologies. The 
disadvantage of using PLAs is that most PLAs are very sparse. The high sparsity of the PLA 
results in a significant waste of silicon area. In this thesis, two novel approaches of partitioning 
techniques, the horizontal partitioning and the vertical partitioning are introduced. The horizontal 
partitioning is the partitioning of the two dimensional PLA with respect to x-axis and vertical 
partitioning is the partitioning of the two dimensional PLA with respect to y-axis. The topological 
minimization has been realized with employment of a novel greedy algorithm.          
VILIC 
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CHAPTER 4 
EXPERIMENTAL RESULTS 
4.1 Design Flow 
 
The design flow followed for the synthesis of the three dimensional PLA is as follows: 
 
 The scmos technology file provided by the Magic version 7.1 is edited to introduce the 
new inter-wafer via. 
 The PLA generation tool (MPLA) is provided with the templates which consists tiles 
used for the automatic generation of PLAs. Templates are edited to accommodate the 
new inter-wafer via tile. 
 The PLA generation tool (MPLA) which is described in high level language ’C’  is edited 
to adapt this new tile. 
 MPLA tool is also edited to integrate the greedy algorithm for optimization.  
 The tool henceforth when used with the new technology file on a set of benchmarks 
produces two magic layouts which are integrated with the inter-wafer vias. 
 These layouts are extracted with the Magic layout editor with a technology of 0.5µm. 
 The spice netlists are also used by the timing analyzer Pathmill to compute the delay of 
the critical paths. 
 The extracted files are converted to spice netlists and simulated using HSPICE tool for 
the measurement of the power using 1000 random vectors. 
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Figure 4.1.   Design Flow of the Experiment 
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4.2 Tools Used in experiment 
The tools used in the experimental flow are: 
 MPLA (Magic Programming logic array): 
      A Berkeley tool used for the automatic generation of the two dimensional PLA layouts. 
This tool accepts the truth table of the PLA as the input and produces magic layout of the two 
dimensional PLA as the output using the scmos technology files provided by the Magic 
layout editor’s database. MPLA uses the library provided by the magic tool for the synthesis 
of .mag files. It uses the regular magic tiles in the templates (provided with the tool) to 
produce the regular structured PLA. The tool uses high level language ‘C’ for the placement 
of the regular tiles and hence the placement and routing is accomplished. 
 Magic: 
      A Layout editor developed by Berkeley University is used for editing of layouts with 
.mag file extension. The scmos.tech27 technology file provided by the magic database is 
edited to introduce inter-wafer via, which is used for merging of two two-dimensional ICs.   
 Awk: 
      It is a specialised langauge used for the processing of text files into alternate formats, and 
acting on the content of those text files. Like many other languages in the common UNIX 
utility suite, it is an interpreted scripting language. Used to select  particular records in a file 
and perform operations upon them. 
 HSPICE: 
      Synopsys tool used for the simulating the spice files to estimate the accuracy of the 
outputs and to compute the power of the ASIC design. 
 PathMill: 
      A timing analyzer tool developed by Synopsys, used for the measurement of the delay of 
the critical paths. 
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4.3 Results Obtained 
The following are the results obtained with the synthesis of the three-dimensional PLA 
implemented on a MCNC benchmark suite: 
 
 The results obtained with the reduction in the polysilicon and the metal layers with the 
implementation of the greedy algorithm. 
 The worst case delays obtained with the horizontal partition of the PLA. The PLAs thus 
generated with the horizontal partition were extracted and converted to HSPICE netlists. 
The netlists obtained were given as inputs to Pathmill tool to generate the worst case 
delays of both the partitioned PLA’s (ie top and bottom PLAs). The worst of the delays 
of the two planes is considered. The percentage of savings is computed. 
 Delays obtained from the vertical partition of the PLAs are measured. The worst case 
delays of the AND plane and the OR plane are calculated. The sum of the delays of the 
AND plane and the OR plane with same product terms is computed and the worst case of 
them is searched and reported.  
 The average power is computed with the HSPICE tool with a range of 1000 input vectors 
and reported for both the two-dimensional and three-dimensional PLAs with the savings 
made. 
 Footprint area of horizontally partitioned PLA with the area of 2D PLA is compared. 
 Footprint area of vertically partitioned PLA with the 2D PLA area is compared. 
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Table 4.1 Optimization Algorithm Implemented on a PLA Truth Table 
 
 
 
 
Table 4.2 Worst Case Delay on Vertical Partitioning of the 2D PLAs  
 
MCNC 
Benchmarks 
I,O,P Delay in 3D-PLA 
Vertical- 
Partition  (ns) 
Delay    in 
2D-PLA 
(ns) 
% Change in 
delay 
 
Apex1 45,45,206 17.05 17.216 1.06 
Apex3 54,50,280 19.478 19.949 2.3 
Apex4 9,19,438 25.764 26.289 1.9 
Misex1 8,7,32 3.486 3.4 -2.5 
Misex2 25,18,29 3.618 3.669 1.3 
Seq 41,35,1459 39.789 45.106 11.7 
Rd84 8,4,256 19.137 20.16 5.07 
T481 16,1,481 34.796 37.312 6.74 
Ex1010 10,10,1024 30.106 31.827 5.4 
Con1 7,2,9 2.157 2.269 4.88 
Z5xp1 7,10,128 11.042 11.613 4.9 
 
 
 
MCNC 
Benchmarks 
Poly-Reduction 
in AND plane 
Metal-Reduction in 
AND plane 
 
Poly-Reduction in  
OR plane 
Apex1 36.85% 42.81% 47.96% 
Apex3 18.42% 69.03% 28.34% 
Apex4 0.28% -0.05% 21.39% 
Misex1 6.68% 1.32% 40.15% 
Misex2 38.08% 37.08% 41.48% 
Seq 9.79% 46.5% 42.81% 
Rd84 -0.006% 0.0% 60.59% 
T481 1.3% 2.98% 0.0% 
Con1 13.7% 13.33% 60.0% 
Z5xp1 -0.03% 0.0%  18.05% 
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Table 4.3 Worst Case Delay on Horizontal Partitioning of the 2D PLAs  
 
MCNC 
Benchmarks 
I,O,P Delay in 3D-PLA 
Horizontal- 
Partition  (ns) 
Delay    in 
2D-PLA 
(ns) 
% Change in 
delay 
 
Apex1 45,45,206 11.53 17.22 33.1 
Apex3 54,50,280 13.57 19.95 31.7 
Apex4 9,19,438 15.28 26.29 41.8 
Misex1 8,7,32 2.87 3.40 16.5 
Misex2 25,18,29 3.17 3.67 13.4 
Seq 41,35,1459 40.21 45.10 13.2 
Rd84 8,4,256 11.84 20.16 41.2 
T481 16,1,481 22.28 37.31 40.2 
Ex1010 10,10,1024 30.55 31.82 4.1 
Con1 7,2,9 2.07 2.27 8.29 
Z5xp1 7,10,128 6.92 11.61 40.4 
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Figure 4.2.   Improvement in Delay 
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Table 4.4 Power Savings on Vertical Partitioning of the 2D PLAs  
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Figure 4.3.   Improvement in Power 
 
 
 
MCNC 
Benchmarks 
I,O,P Power in 3D-
PLA (Vertical- 
Partition)  (mw) 
Power    in 
2D-PLA 
(mw) 
% Change in 
Power 
 
Apex1 45,45,206 83.72 88.63 5.50 
Apex3 54,50,280 111.67 116.41 4.07 
Apex4 9,19,438 174.78 179.71 2.74 
Misex1 8,7,32 12.84 13.203 3.53 
Misex2 25,18,29 11.42 12.03 5.04 
Seq 41,35,1459 570.35 597.11 4.48 
Rd84 8,4,256 101.13 102.64 1.50 
T481 16,1,481 193.76 194.35 0.30 
Ex1010 10,10,1024 404.02 412.81 2.13 
Con1 7,2,9 3.644 3.829 4.82 
Z5xp1 7,10,128 51.05 52.94 3.57 
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Table 4.5 Area Savings with Horizontal Partitioning of the 2D PLAs  
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Figure 4.4.   Improvement in Area 
 
 
MCNC 
Benchmarks 
I,O,P 2D Area 
 
(units) 
3D Area 
(Horizontal 
Partition)(units) 
% Change in 
Area 
 
Apex1 45,45,206 2230357 1623891 31.4 
Apex3 54,50,280 3497244 2438580 32.5 
Apex4 9,19,438 1452487 1548800 -6.6 
Misex1 8,7,32 126321 65436 50 
Misex2 25,18,29 217997.5 149548 34.3 
Seq 41,35,1459 8876116 8685410 2.5 
Rd84 8,4,256 615666 435912 34.5 
T481 16,1,481 1736682 1444716 14.9 
Ex1010 10,10,1024 3341559 2456268 48.2 
Con1 7,2,9 36240.5 28178 38.8 
Z5xp1 7,10,128 379002 330636 30.2 
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Table 4.6 Area Savings with Vertical Partitioning of the 2D PLAs  
MCNC 
Benchmarks 
I,O,P 2D Area 
 
(sq. units) 
3D Area 
(Vertical Partition)      
(sq.units) 
% Change in 
Area 
 
Apex1 45,45,206 2230357 1528397 27.2 
Apex3 54,50,280 3497244 2358267 30.2 
Apex4 9,19,438 1452487 1113443.5 -6.6 
Misex1 8,7,32 126321 63160.5 48.2 
Misex2 25,18,29 217997.5 143223.5 31.3 
Seq 41,35,1459 8876116 8646416 2.1 
Rd84 8,4,256 615666 403186 29.1 
T481 16,1,481 1736682 1476964 16.8 
Ex1010 10,10,1024 3341559 1729381.5 26.4 
Con1 7,2,9 36240.5 22151.5 22.2 
Z5xp1 7,10,128 379002 264390 12.7 
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Figure 4.5.   Improvement in Area 
 44 
 
 
 
 
 
 
 
CHAPTER 5 
CONCLUSIONS AND FUTURE RESEARCH 
 
A novel technology, three dimensional ICs (3D ICs) is introduced in this work. The 3D 
technology is implemented on Programming logic arrays (PLAs). Two novel approaches of 
partitioning the PLA, the horizontal partitioning and vertical partitioning techniques are 
introduced. The past research though concentrated on the partitioning problem, the dependency of 
the sub-PLAs was quite high. With the virtue of the third dimensional technology the two planes 
are highly independent of their optimization techniques which contribute for reduction in delay 
factor. A novel algorithm that utilizes the sparsity of the classic PLA architecture is used, which 
enhances the scalability factors. Though area optimization was due to the virtue of third 
dimension, power savings were realized with the reduction in node capacitance. The related work 
was concentrated on either the area or the power optimization but this work has effectively been 
able to look into area, power and performance factors. MPLA tool provided by Berkeley, 
generates 2D PLAs automatically, was edited to support 3D PLAs. This tool now generates two 
magic files which represent the two planes after partition with the inter-wafer vias (VILICs) 
introduced. Technology files of MAGIC were edited to support these vias. The results obtained   
for the MCNC benchmark suite are presented. The results obtained were compared with the ones 
obtained from 2D PLA. Horizontal partitioning results have shown a good reduction in delay of 
atleast 30% in most of the cases, which was a good reflection of the decrease of the critical delay 
length by almost 50%. The results obtained from area and power savings affirm the employed 
method. 
     There is a good scope for the future research in this work. 3D technology increases the 
scalability of the number of planes that a 2D PLA can be partitioned. For example, in horizontal 
partitioning, each of the two sub-PLAs obtained can be vertically partitioned to obtain the AND 
and OR planes, hence increasing the number of planes to 4 planes and realizing the advantages of 
both the horizontal and vertical partitioning techniques.  
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